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Abstract
This paper presents a simple method to analyse the behaviour of feedback loops that contain a naturally-sampled
single-edge pulse-width modulator. A small-signal model is derived by means of simple geometric arguments. It is
shown how this small-signal model can be used to analyse the stability of the continuous-time pulse-width modulated
feedback loop by using standard z-domain techniques. The strategy relies on familiar concepts like transfer functions
and small-signal gains and does not require any in-depth knowledge of non-linear systems. A simple design process,
where the continuous-time compensator is designed directly in the z-domain, is developed and detailed design
equations are derived for a PI current regulator. It is shown how the proposed strategy can accurately predict instability
that cannot be explained by means of the well-known average model of the pulse-width modulator. The theoretical
analysis is confirmed by means of detailed time-domain simulations. The mechanisms that lead to instability are
discussed and an equation for the critical loop gain is derived.
Index Terms
Small-signal model, pulse-width modulation, stability, bifurcation
2I. INTRODUCTION
The theory of the stability of pulse-width modulated control loops has been studied for more than half a century
[1]–[6] and is almost as old as the field of Power Electronics itself. The most widely used method to derive a transfer
function for a pulse-width modulated converter is the state-space averaging technique, introduced by Middlebrook
and Cuk in [7]. The main advantages of state-space averaging are its simplicity and the fact that it can easily be
applied to design problems by using techniques from classical linear control theory. One of the major disadvantages
of this technique is the fact that it fails to predict the stability of even the simplest PWM feedback loops correctly
[8].
Another technique that has gained popularity is generalised state-space averaging, which was introduced in [9].
According to this method, the circuit’s state variables are approximated by a Fourier series of which the coefficients
are time dependent. The greater the order of the harmonics considered in the model, the more accurate the model
will become. This method was extended to include feedback in [10] and has since been the subject of intense
research [11]–[14].
Over the years a vast number of different approaches have been developed to analyse the non-linear behaviour of
power electronic converters. A complete summary of all these approaches would result in a substantial comprehensive
survey paper and falls beyond the scope of the current paper. The following paragraphs provide an overview of the
use of discrete-time small-signal models to analyse the behaviour of continuous-time PWM control loops.
The first comprehensive study of the use of discrete-time models to analyse the small-signal behaviour of power
electronic converters can be found in [15]. The basis for this work is to utilise straight-line approximations to study
the steady-state behaviour of the converter. In [16] the full state-space equations that describe the non-linear system
are derived. The steady-state operating point is determined through simulation, after which the system is linearised
to produce a small-signal model. The eigenvalues of the linearised model are used to analyse the stability of the
converter. In [17] a linear small-signal model is derived which gives rise to a discrete-time modelling approach,
based on the state space-representation of the converter. A general approach to sampled-data modelling of power
electronic converters is described in [18]. This approach requires the use of symbolic computer manipulation to
calculate the matrix exponentials that arise when modelling the system. It then makes use of multi-variable Taylor
series expansions to derive the small-signal model. The approach followed in [19], [20] is broadly similar to that of
[16]. The differential equations that describe the full non-linear system are derived and the steady-state operating
point is determined through simulation. Standard mathematical linearisation techniques are then applied to derive
a linear sampled-data model. A unified framework for modelling closed-loop PWM DC-to-DC converters based
on concepts from Banach spaces and the time-lifting technique is presented in [21]. In [22] previously developed
sampled-data modelling techniques of [9], [15], [17] are used to obtain a discrete-time model of a dual active-bridge
converter.
The idea of using discrete-time models to analyse the behaviour of continuous-time pulse-width modulated
control loops developed independently in the class-d audio community. It is imperative to have accurate models
3when designing high-performance class-d amplifiers since very high loop gains are required to obtain a flat frequency
response over the audio band, low output impedance and sufficient noise and error suppression. In [23] a small-signal
model that leads to a discrete-time model is derived within the context of generalised carriers with double-edge
modulation. While the small-signal model of [23] is derived in a similar way to that of [17] the small-signal model
of [23] incorporates the effect of the ripple gradient into the small-signal model itself. Applications of this model
are described in [24] and [25]. It should be pointed out that the discrete-time analysis of the double-edge modulator
in [23] is accurate only near a steady-state operating point with a 50% duty cycle idle point. In [26] a discrete-time
model of a class-d amplifier that incorporates the ripple compensation technique of [27] was derived and used to
analyse the steady-state response, the stability of the steady-state solution and to derive a small-signal model as
well as a large-signal model of the loop.
In this paper is shown how the small-signal behaviour of a continuous-time control loop, containing a naturally-
sampled single-edge pulse-width modulator, can be studied by using well-known techniques from classical control
theory. A small-signal model is derived, according to which the pulse-width modulator is modelled as an ideal
sampler and an impulse generator. It is shown that the small-signal gain of the pulse-width modulator depends on
the ripple gradient of the input signal to the pulse-width modulator. It is subsequently shown how the continuous-
time feedback loop can be transformed to the z-domain where standard z-domain methods can be used to analyse its
stability. A major advantage of this approach is that it leads to a simple z-domain design strategy which yields the
coefficients of the continuous-time controller. Detailed design equations are developed for a PI current regulator. An
analytic equation for the small-signal gain, which previously had to be determined through time-domain simulations,
is derived. The concept of the critical loop gain is introduced and a closed-form solution for the value of the critical
loop gain is derived.
The strategy presented here does not require any specialised knowledge of non-linear control systems. It is based
on familiar concepts like transfer functions and loop gains and can easily be applied by practising engineers to
design high-performance control loops. The methods discussed in this paper provide significant physical insight
into the mechanisms that govern the stability of naturally-sampled control loops, thereby demystifying some of the
behaviour that cannot be explained by means of the average model.
The work discussed in this paper is not limited to analogue control loops, but is also applicable to highly
oversampled digital control loops, in which the sampling frequency is significantly higher than the switching
frequency. The design and FPGA implementation of a highly oversampled digital current regulator is discussed
in [28].
The small-signal model of the single-edge naturally-sampled pulse-width modulator is derived in section II. In
section III it is systematically explained why the small-signal model accurately predicts the stability of the large-
signal non-linear feedback loop. The use of z-domain methods to model the small-signal feedback loop is discussed
in section IV, while an analytic expression for the small-signal gain is derived in section V. New design equations
for a PI current regulator are presented in section VI. The theoretical results of the previous sections are compared
with time-domain simulations in section VII, which also contains a detailed discussion of the mechanisms that lead
4to instability and an equation for the critical loop gain. Sections II and IV are mainly an adaptation of existing
ideas from [17], [23] to a single-edge carrier-based pulse-width modulator. The main difference is that the model
of [23] is accurate only around a 50 % duty cycle idling point, while the techniques presented here are accurate
for any value of duty cycle. The rest of the paper consists mainly of original work.
II. SMALL-SIGNAL MODEL OF THE SINGLE-EDGE PULSE-WIDTH MODULATOR
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(a) Reference signal f(t) is applied to the input of the modulator. This produces a PWM pulse train denoted by p(t).
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(b) Reference signal f(t) plus a small perturbation signal f˜(t) is applied to the input of the modulator. This produces a PWM
pulse train denoted by p(t) + p˜(t).
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so(t) is a sequence of impulses
(c) The sequence p˜(t) of narrow rectangular pulses is the difference between the PWM pulse trains in (a) and (b). This sequence
of narrow rectangular pulses is modelled as a sequence of impulses. The strength of each impulse is equal to the area of the
narrow rectangular pulse it represents.
Figure 1: Derivation of the small-signal model of the pulse-width modulator.
Numerous ways to analyse the small-signal behaviour of power electronic converters have been developed over
the past decades [8], [12], [13], [29]. The small-signal model described in this section is derived by means of simple
and intuitive geometric arguments.
In Fig. 1(a) a large signal f(t) is applied to the input pi(t) of the single-edge naturally-sampled pulse-width
modulator. The pulse-width modulator compares f(t) to a sawtooth carrier and generates a PWM pulse train denoted
by p(t). For the sake of simplicity it is assumed that the amplitude of the carrier is equal to 1. It is also assumed
that the pulse-width modulator contains set-reset logic and will thus only respond to the first intersection between
its input signal f(t) and the carrier during each switching period.
5A small perturbation signal f˜(t) is added to f(t) in Fig. 1(b) and applied to the input of the pulse-width modulator.
In comparison with Fig. 1(a), the falling pulse edges in Fig. 1(b) are slightly shifted in time due to this perturbation
signal. The resulting PWM pulse train is denoted by p(t) + p˜(t). The narrow rectangular pulses on the right-hand
side of Fig. 1(c) show the difference between p(t) and p(t)+ p˜(t). The height of each rectangular pulse is equal to
2 (i.e. the peak-to-peak amplitude of the PWM pulse train) and its width corresponds to the time shift in the falling
pulse edges resulting from f˜(t). The distance between successive pulses is approximately equal to the switching
period Ts.
It is well known that a sequence of narrow rectangular pulses can be modelled by a sequence of impulses (Dirac
delta distributions) [30], as shown in Fig. 1(c). The strength of each impulse is equal to the area of the narrow
rectangular pulse it represents. The small-signal model of the pulse-width modulator is a mathematical model that
will produce the sequence p˜(t) of impulses at its output, if its input signal is f˜(t).
Up to this point the derivation of the small-signal model is almost identical to that of [17]. One major difference
is the fact that the bus voltage of the converter is taken as the input signal in [17]. As a result, the strategy presented
in [17] can be used to analyze the stability of the loop. However, it cannot be used to derive a closed-loop reference-
to-output transfer function of the loop. It will later be shown in Eq. (8) that the approach that is followed in the
current paper does lead to a closed-loop small-signal transfer function.
Fig. 2 shows a zoomed view of one of the narrow rectangular pulses. The sampling time tsp is defined as the
time instant at which the large signal f(t) intersects the carrier. Given that the gradient of the carrier is equal to
2
Ts
, where Ts = 1fs is the switching period, then by simple geometrical arguments (or by Taylor-series expansion
of the right-hand side of Eq.(1) and truncation at first order in small terms) it is straightforward to show that:
2
Ts
∆T = f(tsp +∆T ) + f˜(tsp +∆T )− f(tsp) (1)
≈ f ′(tsp)∆T + f˜(tsp), (2)
where f ′(tsp) is the derivative of the large-signal modulator input f(t) at the sampling point.
Due to the fact that ∆T is small, two approximations were made to derive Eq. (2) from Eq. (1). The first
approximation is that
f(tsp +∆T )− f(tsp)
∆T
≈ f ′(tsp).
The second approximation is that f˜(tsp +∆T ) ≈ f˜(tsp).
Solving for ∆T from Eq. (2) yields
∆T ≈ f˜(tsp)
2fs − f ′(tsp) .
Since the the height of the rectangular pulse is equal to 2, the area A of the pulse is given by:
A ≈ 2
2fs − f ′(tsp) f˜(tsp). (3)
It is thus evident that the area of each narrow rectangular pulse (and hence the strength of the impulse that
represents it) is proportional to the value of the small-signal perturbation f˜(tsp), and depends on the derivative of
6the large-signal input f ′(tsp) at the sampling point. Eq. (3) can be rewritten as
A ≈ f˜(tsp)KssTs,
where
Kss =
2fs
2fs − f ′(tsp) . (4)
Kss is called the small-signal gain of the pulse-width modulator. It depends on the switching frequency fs as well
as the gradient of the input signal to the pulse-width modulator just prior to its intersection with the carrier. This
gradient will subsequently be referred to as the ripple gradient.
f˜(tsp)
Sampling point at tsp
Carrier
∆T
f(t)
f(t) + f˜(t)
Figure 2: Zoomed view of the perturbed and unperturbed intersection points, leading to a narrow rectangular pulse.
Fig. 3 shows the resulting equivalent block diagram of the PWM small-signal model. It consist of an ideal
sampler, which samples its input signal at each intersection of the carrier and the input signal of the pulse-width
modulator, i.e. the sampling point. The value of f˜(tsp) is multiplied by the small-signal gain Kss and sent to an
impulse generator which instantaneously produces an impulse of strength f˜(tsp)Kss. This impulse is subsequently
multiplied by a factor Ts. This happens once per switching period. The resulting sequence of numbers can be
seen as a discrete-time signal which can be analysed by using z-domain methods. This will be discussed in more
detail in section IV. The small-signal model of [17] does not incorporate the effect of the ripple gradient into the
small-signal model itself. The effect of the ripple gradient has to be incorporated in the so-called effective gain
z-domain
Kss Ts
f˜(t) p˜(t)
Ts Ts
Figure 3: Small-signal model of the single-edge pulse-width modulator.
7vector in [17]. However, it is not explained how to do this for a carrier-based PWM strategy in [17]. The effect of
the ripple gradient is quite subtle and can easily be overlooked.
It is important to note that the small-signal model is linear. Furthermore, if f(t) is periodic, so that f(t+Ts) = f(t)
for all t, then Kss is constant and the sampling becomes strictly uniform. As a result the small-signal model is
both linear and time invariant when f(t) is periodic. This assumption of periodicity is used throughout this paper.
Note that f(t) is periodic for systems with a constant reference i?(t). In this case f(t) consists of a DC component
and a periodic ripple component. In [23] a similar small-signal model was derived for a double-edge modulator in
the context of a generalised carrier. One of the disadvantages of the double-edge modulator is that the small-signal
model is only valid when the duty cycle is equal to 50%, as mentioned in the introduction. In contrast, the small-
signal model of the single-edge modulator is linear and time invariant for all constant values of duty cycle. This is
a major advantage of the single-edge modulator.
The small-signal model described in this section can also be derived through a number of more precise, but less
intuitive approaches, for instance by truncating the Taylor series of the PWM non-linearity derived in [31] or by
the methods proposed in [26].
Small-signal models of regularly-sampled pulse-width modulators were derived in [32]–[34]. These small-signal
models are widely used to design digital control loops with a sampling frequency that is equal to either the switching
frequency or twice the switching frequency. In this case the small-signal gain is constant due to the fact that the
ripple gradient is constant in a sampled system. The fact that the output signal is sampled, at fixed points within
each switching period, by the analogue-to-digital converter results in a further simplification. As a result of these
two facts, the small-signal models of digital control loops for regularly-sampled PWM control loops are simpler
than those of continuous-time naturally-sampled PWM loops.
III. USING THE SMALL-SIGNAL MODEL TO ANALYSE STABILITY
Although a clear definition could not be found in the literature, the term small-signal model is usually associated
with a linearisation of the underlying non-linear system around a fixed operating point [35], p54. The aim of this
section is to show how the small-signal model that was derived in the previous section can be utilized to analyse
the stability of a PWM feedback loop.
Fig. 4(a) shows a typical continuous-time feedback loop containing a single-edge naturally-sampled pulse-width
modulator. The reference i?(t) is an arbitrary signal and emf(t) represents a counter emf, for example as may be
found in machine or grid-connected applications. In the case of a DC-to-DC converter i?(t) would be a constant,
while i?(t) would typically be a sinusoidal reference in the case of a DC-to-AC converter. With the exception of
the pulse-width modulator, all components in the loop are assumed to be linear.
Since the pulse-width modulator is non-linear, the system of differential equations that describe the loop is non-
linear. Due to the fact that the switching frequency is fixed, all the state-variables are periodic functions of time in
the steady state. These state-variables form a closed phase path (also known as a trajectory or orbit) in state space,
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(a) PWM feedback loop with reference i?(t).
+ Compensator PWM + Plant
i?(t) + i˜?(t) f(t) + f˜(t) p(t) + p˜(t) i(t) + i˜(t)
−
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(b) PWM feedback loop with perturbed reference i?(t) + i˜?(t).
+ Compensator
f(t)
+ SS model + + Plant
PWM
i?(t) + i˜?(t) f(t) + f˜(t) f˜(t) p˜(t) i(t) + i˜(t)
−
p(t)
− emf(t)−
(c) Equivalent representation of the block diagram in (b).
Compensator + SS Model + + Plant
f(t) PWM
i?(t)− i(t) f(t) 0 0 p(t)
−
p(t)
emf(t)
−
Compensator SS Model Plant
+
i˜?(t)− i˜(t) f˜(t) p˜(t)
i(t)
i˜(t)
i(t) + i˜(t)
(d) By linearity, the lower branch of (c) can be split into two separate branches.
+ Compensator PWM + Plant
i?(t) f(t) i(t)
−
+
emf(t)
−
+ Compensator SS Model Plant
i˜?(t) f˜(t) i˜(t)
−
i(t) + i˜(t)
(e) The top branch of (d) is replaced by (a).
Figure 4: Splitting the loop into separate large-signal and small-signal loops.
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Figure 5: PWM small-signal model embedded in the feedback loop.
which is generally referred to as a limit cycle. In general, this limit cycle is not a fixed point in state-space, even
when the reference i?(t) is constant.
A perturbation analysis [36] is performed to analyse the input-output stability of this limit cycle. A small
perturbation i˜?(t) is superimposed on reference i?(t) in Fig. 4(b). The question of the stability of the underlying
limit cycle, is whether such a small perturbation to the reference causes corresponding small perturbations to the
output signal i(t) to grow over time or not. The input signal to the pulse-width modulator is now represented by
f(t) + f˜(t) and its output signal is p(t) + p˜(t). The output signal of the control loop is i(t) + i˜(t).
Fig. 4(c) shows an equivalent representation of Fig. 4(b). Since f˜(t) is assumed to be a small perturbation signal,
the pulse-width modulator of Fig. 4(b) can be replaced with a pulse-width modulator with input signal f(t) and a
PWM small-signal model with input signal f˜(t).
Note that all the components in the lower branch of Fig. 4(c), i.e. the compensator, PWM small-signal model
and plant are linear. As a result it is easily shown, by block diagram manipulation, that Fig. 4(d) is equivalent to
Fig. 4(c). As a final step, the top branch of Fig. 4(d) can be replaced by Fig. 4(a), as shown in Fig. 4(e).
Fig. 4(e) shows how the perturbed non-linear feedback loop of Fig. 4(b) has now been separated into two parts.
The top branch represents the original feedback loop of Fig. 4(a), which operates in a limit cycle. This branch
will be referred to as the large-signal loop. The bottom branch is the small-signal loop and is a linear feedback
loop. The location of the sampling instants as well as the small-signal gain are determined by the large-signal loop.
Note that the stability of the large-signal limit cycle is reduced to analysing the stability of the linear small-signal
feedback loop. It is important to note that the small-signal circuit is not a linearisation around a fixed operating
point, but rather a linearisation around the large-signal limit cycle.
The small-signal model is linear and provides accurate information about the behaviour of the system in the
vicinity of the original limit cycle. It can subsequently be used to analyse its stability. In general, the small-signal
model does not provide other information about the large-signal behaviour of the system. Since the large-signal
loop is non-linear it cannot itself be described by concepts from the theory of linear systems, like eigenvalues and
transfer functions.
IV. z-DOMAIN MODELLING OF THE SMALL-SIGNAL FEEDBACK LOOP
Fig. 5 shows the small-signal model of Fig. 3 embedded in the lower branch of Fig 4(e). As mentioned previously,
the signal passing from the ideal sampler to the impulse generator in Fig. 5 can be seen as a discrete-time signal that
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Figure 6: Equivalent block-diagram representation of Fig. 5. Note that the only feedback loop is in the z-domain.
describes the small-signal evolution of the duty cycle perturbation. In this section it is shown how this discrete-time
signal can be studied by making use of standard z-domain methods.
In order to characterize the circuit from the perspective of this discrete-time domain, the link between the
sampler and impulse generator in Fig. 5 is temporarily broken and the impulse generator emits a single impulse to
characterize the surrounding linear circuit. The ideal sampler starts sampling at the same instant with its sampling
frequency equal to the switching frequency.
Let G(s) denote the open-loop s-domain transfer function of the surrounding continuous-time feedback loop, i.e
G(s) = Gc(s)Gp(s), where Gc(s) is the compensator transfer function and Gp(s) the plant transfer function. By
expanding G(s) into partial fractions [30] it can be written in the form
G(s) =
K∑
k=1
Ak
s+ pk
, (5)
where the poles −p1,−p2, . . . ,−pK are assumed to lie in the left-half of the complex plane. The z-domain transfer
function Gz(z) is obtained by sampling the impulse response g(t) of G(s), i.e.
Gz(z) = Ts
∞∑
n=1
g(nTs)z
−n
= Ts
K∑
k=1
Ak
( ∞∑
n=1
e−npkTsz−n
)
(6)
Note that each of the infinite sums in Eq. (6) forms a geometric series. By using the well-known equations [37]
for the sum of a geometric series, each of the infinite sums in Eq. (6) can be rewritten as
∞∑
n=1
e−npkTsz−n =
e−pkTs
z − e−pkTs ,
provided that |z| > ∣∣e−pkTs∣∣. Hence
Gz(z) = Ts
K∑
k=1
Ak
e−pkTs
z − e−pkTs . (7)
It is important to note that the first sample of the impulse response, corresponding to n = 0, was ignored. This is
because practical systems will always contain a non-zero propagation delay [17], [23]. As a result the first sample
would always be zero.
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This method of transforming from the s-domain to the z-domain is a modified version of the well-known impulse-
invariance method. This transformation maps the s-domain pole −pk onto the z-domain pole e−pkTs . There is no
simple way of mapping the s-domain zeros onto the z-domain zeros. The locations of the z-domain zeros depend
on the location of the poles and their weights in the partial fraction expansion of Eq. (5). It should be noted that
only s-domain poles in the left-half of the complex plane were considered. The theory can also be extended to
poles on the imaginary axis as well as higher order poles. For the sake of simplicity it will be assumed that poles
on the imaginary axis are located slightly to the left of this axis. By making a slight modification to Eq. (7) it is
possible to include the effect of transport delays as was shown in [28].
Fig. 6 can be derived from Fig. 5 through simple block-diagram manipulation. Since the only feedback loop in
Fig. 6 is in the z-domain the stability of the small-signal loop depends only on the stability of this z-domain loop.
t
0 dTs Ts
−1
1
p(t)
t
0 dTs Ts
Ripple gradient
−1
1
f(t)
st(t)
Figure 7: Typical modulator input and output signals in the steady state.
It is well-known that the impulse generator in Fig. 6 generates images around integer multiples of the switching
frequency in the frequency domain. Closer investigation of Fig. 6 yields a single-frequency small-signal closed-loop
transfer function:
I˜(ω)
I˜?(ω)
= Gc(jω)
[
Kss
1 +KssGz(ejωTs)
]
TsGp(jω). (8)
This transfer function takes into account only the harmonic at one particular frequency. It does not account for the
images generated by the impulse generator or the PWM sidebands generated by the pulse-width modulator. It is
similar to the transfer characteristic measured by a narrow-band gain-phase analyser. A similar transfer function
was derived in [24], [25] within the context of a generalised carrier.
V. AN ANALYTIC EQUATION FOR THE SMALL-SIGNAL GAIN
The PWM pulse train contains high-frequency ripple components that are injected back into the feedback loop.
Fig. 7 shows a typical modulator input signal f(t) as well as its output signal p(t) in the steady state. The duty
cycle is denoted by d. According to Eq. (4), the small-signal gain Kss of the pulse-width modulator depends on
the gradient of the input signal to the pulse-width modulator just prior to its intersection with the carrier. The
small-signal gain would be equal to 1 in the absence of ripple feedback. In most cases, ripple feedback causes a
reduction in the small-signal gain.
One solution to the problem of ripple feedback would be to place a low-pass filter in the feedback path to reduce
the PWM ripple before entering the pulse-width modulator. However, the additional delay caused by this filter
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Figure 8: Circuit used for the design example.
imposes unnecessary restrictions in terms of gain and bandwidth on the design of the regulator. Developing a clear
understanding of the effect of ripple feedback makes it possible to design high-performance feedback loops without
any unnecessary low-pass filtering.
To this end, a closed-form solution for the steady-state value of the ripple gradient was derived. The mathematical
details of this derivation can be found in the appendix. The gradient f ′(tsp) of the modulator input signal f(t) just
prior to its intersection with the carrier is given by:
f ′(tsp) = lim
t→dTs
t≤dTs
[
df(t)
dt
]
= 2
K∑
k=1
Ak
(
e−pkTs − e−pkdTs
1− e−pkTs
)
. (9)
According to Eq. (4), the small-signal gain Kss of the pulse-width modulator is given by:
Kss =
fs
fs −
K∑
k=1
Ak
(
e−pkTs−e−pkdTs
1−e−pkTs
) . (10)
As expected, the small-signal gain depends on the duty cycle of the pulse-width modulator and is equal to 1
when the duty cycle equals 1.
Remark: During the derivation of Eq. (9) it was assumed that all the poles of G(s) are located in the left half
of the complex plane. If pk is located at the origin, i.e. pk = 0, then the contribution of pk to the sum in Eq. (9)
can be calculated by taking the limit as pk → 0, i.e.
lim
pk→0
Ak
(
e−pkTs − e−pkdTs
1− e−pkTs
)
= Ak(d− 1).
VI. z-DOMAIN DESIGN STRATEGY
A major advantage of the small-signal model and the resulting z-domain analysis is that it gives rise to an
accurate but simple design strategy. As an example, the design of a PI current regulator with an RL load as shown
in Fig. 8 is outlined in this section. The gain block Kad in Fig. 8 represents an additional gain term which will be
used in subsequent sections. It is assumed that Kad = 1 throughout this section. The system parameters are shown
in Table I.
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Table I: System parameters
Parameter Symbol Value
Inductor L 17 mH
Resistor R 10 Ω
Bus voltage Vd 200 V
Switching frequency fs 5 kHz
Counter EMF emf 30 V
Assume for the moment that the small-signal gain Kss is equal to 1 and let τ := LR denote the time-constant of
the RL load. The open-loop transfer function G(s) for the system of Fig. 8 is given by
G(s) = Gc(s)Gp(s) =
(
Kp +
Ki
s
)( Vd
L
s+ 1τ
)
.
The first step is to expand G(s) into partial fractions according to Eq (5), i.e.
G(s) =
A1
s+ p1
+
A2
s+ p2
,
where
p1 = 0, p2 =
1
τ
, A1 =
KiVd
R
and A2 = Vd
(
Kp
L
− Ki
R
)
. (11)
The next step is to transform the s-domain transfer function G(s) to the z-domain by making use of the impulse
invariance method described by Eq. (7), i.e.
Gz(z) = Vd
[
Ki
R
1
z − 1 +
(
Kp
L
− Ki
R
)
e−
Ts
τ
z − e−Tsτ
]
Ts
=
[
Vd
L
z − e−Tsτ
]Kpe−Tsτ + Kiτ
(
1− e−Tsτ
)
z
z − 1
Ts. (12)
The first term: [
Vd
L
z − e−Tsτ
]
of Gz(z) represents the RL load. The s-domain pole located at − 1τ is mapped onto the z-domain pole at e−
Ts
τ . It
is quite interesting that the second term:Kpe−Tsτ + Kiτ
(
1− e−Tsτ
)
z
z − 1

corresponds to the transfer function of a discrete-time PI controller [34] whose transfer function is of the form:
GPI(z) = K
′
p +K
′
i
(
z
z − 1
)
= K ′p +
K ′i
1− z−1 , (13)
where
K ′p = Kpe
−Tsτ and K ′i = Kiτ
(
1− e−Tsτ
)
. (14)
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Note that the two coefficients, K ′p and K
′
i, of the discrete-time PI controller are just scaled versions of the
coefficients Kp and Ki of the original continuous-time PI controller Gc(s).
A variety of design techniques can be utilised to design this discrete-time PI controller in the z-domain. Once
the values of K ′p and K
′
i are determined, the values of Kp and Ki can then be calculated from Eq. (14), yielding
the continuous-time controller.
For this example it was decided to design for a crossover frequency ωc of 2pi × 1000 rad/s and a phase margin
PM of 45◦ in the z domain. It is well known that the frequency response of the z-domain transfer function Gz(z)
is obtained by evaluating Gz(z) on the unit circle by setting z = ejωTs [38]. By definition, the magnitude of
open-loop transfer function Gz(ejωTs) must be equal to 1 and its phase must be equal to −(180◦ − PM) at the
crossover frequency ω = ωc, i.e.
Gz(e
jωcTs) = ej
(PM−180)pi
180 .
According to equations (12) and (13), this implies that
ej
(PM−180)pi
180 = Ts
Vd
L
(
ejωcTs − e−Tsτ
) (K ′p + K ′i1− e−jωcTs
)
.
Hence
L
TsVd
(ejωcTs − e−Tsτ )ej (PM−180)pi180 =
(
K ′p +
K ′i
1− e−jωcTs
)
.
By comparing the real and imaginary parts of the two sides of this equation, the following two expressions for K ′i
and K ′p are derived:
K ′i =
=(γ1)
=(γ2) and K
′
p = <(γ1 −K ′iγ2), (15)
where γ1 and γ2 are defined as
γ1 =
L
TsVd
(ejωcTs − e−Tsτ )ej (PM−180
◦)pi
180◦ and γ2 =
1
1− e−jωcTs .
Note that < and = denote the real and imaginary parts of a complex number, respectively.
Calculating the values of K ′i and K
′
p from Eq. (15) yielded K
′
i = 0.1620 rad/s and K
′
p = 0.3791. The parameters
Kp and Ki of the continuous-time PI controller were subsequently calculated from Eq. (14), which yielded Kp =
0.4264 and Ki = 858.7758 rad/s.
The next step is to take the dependence of the small-signal gain Kss on the duty cycle d into consideration.
Substituting the coefficients of Eq. (11) into Eq. (10), results in the following expression for the small-signal gain:
Kss =
fs
fs − Vd
[
Ki
R (d− 1) +
(
Kp
L − KiR
)(
e−
Ts
τ −e−
dTs
τ
1−e−
Ts
τ
)] .
This equation was used to plot Fig. 9, which shows the small-signal gain as a function of the duty cycle. The
small-signal gain varies between 0.5 and 1, with Kss reaching 1 at a duty cycle of 1. This shows that the overall
loop gain is reduced as a result of ripple feedback. Fig. 10 shows the open-loop Bode plot of Gz(z) for the cases
Kss = 1 and Kss = 0.5. The value of the phase-margin increases from 45◦ to 54◦ when the small-signal gain
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Figure 9: Small-signal gain as a function of duty cycle.
decreases from 1 to 0.5. At the same time the gain margin increases from 4.8 dB to 10.8 dB. This shows that the
relative stability of the loop improves as Kss is reduced. This justifies the assumption, made at the beginning of
this section, that Kss = 1, since it results in a worst-case design. One disadvantage of the dependence of Kss on
the duty cycle is that fact that the crossover frequency is reduced from 1000 Hz when Kss = 1 to 500 Hz when
Kss = 0.5. This has the effect that the small-signal bandwidth of the loop is reduced when the duty cycle is small.
A ripple compensation strategy, which greatly reduces the dependence of the ripple gradient on value of the duty
cycle, is described in [28], [39], [40].
Since the small-signal gain Kss depends on the duty cycle, the locations of the closed-loop poles become
dependent on the duty cycle as shown in the z-domain root locus of Fig. 11.
For more complex designs, a number of Matlab R© functions and tools can be utilised during the design procedure.
The residue function can be used to calculate the partial fraction expansion, while the Control System Designer
can be used for the z-domain design.
A less precise design strategy was used to design a PR controller in [28], where the z-domain design was carried
out by placing the open-loop zeroes and adjusting the gain by hand. Furthermore, the design process was not
discussed in detail in [28] and the ripple gradient (and hence the small-signal gain) had to be determined by means
of time-domain simulations. In [40] a state-of-the-art class-d amplifier with a fifth-order voltage control loop was
designed by making use of a more sophisticated numerical design optimisation strategy. An experimental evaluation
of this amplifier can be found in [40], [41].
VII. MODEL VERIFICATION
This section presents a number of time-domain simulations of the controller designed in the previous section, to
verify the validity of the small-signal model and the resulting z-domain analysis. In the process the mechanisms that
lead to instability are clarified, the concept of the critical loop gain is introduced and its closed-form mathematical
expression is derived.
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Figure 11: z-domain root locus.
A. Gain margin
In order to verify the gain margin predicted by the small-signal model, the value of the additional gain term
Kad in Fig. 8 is slowly ramped up and a bifurcation diagram is constructed to identify the value of Kad at which
instability occurs. When ramping up the value of Kad the ripple gradient increases accordingly, thereby reducing
the small-signal gain. The value Kcrit of Kad at which instability occurs is given by Gm = KadKss, where Gm
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Figure 12: Critical gain Kcrit as a function of duty cycle. The red asymptote is located at d = 0.47.
is the gain margin of Gz(z). According to Eq. (10) this occurs when:
Gm =
Kadfs
fs −Kad
K∑
k=1
Ak
(
e−pkTs−e−pkdTs
1−e−pkTs
) .
Note that the term Kad in the denominator accounts for the fact that the ripple gradient also increases by a factor
Kad. Solving for Kcrit yields:
Kcrit =
Gmfs
fs +Gm
K∑
k=1
Ak
(
e−pkTs−e−pkdTs
1−e−pkTs
) .
Fig. 12 shows a graph of Kcrit as a function of the duty cycle. For values of d < 0.46 it is impossible to make the
loop go unstable by simply increasing Kad. Increasing Kad increases the ripple gradient. This results in a decrease
in the small-signal gain Kss which decreases more rapidly than Kad increases, resulting in an overall decrease in
gain in the region d < 0.46.
At a duty cycle of d = 1 the critical loop gain equals the gain margin of Gz(z). This is due to the fact that the
small-signal gain Kss equals 1 when d = 1.
The value of Kad was gradually ramped up over a period of 2000 s to generate the bifurcation diagrams of
Fig. 13, in which the x-axis represents the value of Kad. Such bifurcation diagrams are a valuable tool to analyse
the stability of the underlying limit cycle. Since Kad was ramped up linearly in time, the x-axis is a scaled version
of the time axis. Each dot on the bifurcation diagram represents a value of the duty cycle. The duty cycle remains
constant up to the bifurcation point, after which it starts to oscillate, indicating the onset of instability.
The dotted lines in these graphs indicate the critical value Kcrit of Kad according to the theory. The current
reference in Fig. 13(a) was set to −10 A, which results in a duty cycle of 0.335. This value is less than 0.46 and
hence, according to Fig. 12, the loop cannot be driven into unstable operation by increasing the value of Kad. The
simulated and theoretical bifurcation points in the other three graphs of Fig. 13 agree very well. In each case, the
duty cycle starts to oscillate at half the switching frequency when the loop gain reaches the theoretical stability
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Figure 13: Bifurcation diagrams. The dotted lines show the theoretical value of the critical loop gain.
boundary. The bifurcation is thus a period-doubling bifurcation, consistent with the fact that the z-domain root
locus exits the unit circle at −1 in Fig. 11.
In a linear system, instability implies that at least one of the state variables will go to ±∞. In contrast, after the
onset of instability at the bifurcation point in this non-linear system, the loop simply changes its mode of operation,
indicating that the bifurcation is supercritical. Another bifurcation occurs when Kad is increased to the point where
the pulse-width modulator is driven into saturation. The small-signal model presented in this paper only predicts
the first bifurcation point. However, as can be seen for the bifurcation diagram with Iref = 10 A, the second
bifurcation can occur soon after the first bifurcation, when the converter operates at a duty cycle close to 1. As a
result the period-doubling mode of operation is seen as an unwanted mode.
It is important to point out that the traditional average model of the pulse-width modulator predicts an infinite
gain margin, irrespective of the value of the duty cycle. It is thus evident that the average model does not provide
an accurate indication of the stability margins of this simple control loop. This instability can be attributed to the
sampling behaviour of the pulse-width modulator.
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Figure 14: Ramp response.
B. Small-signal transient response
Another way to validate the small-signal model is by simulating the transient response of the current regulator. A
simulation of the converter was carried out in which the current reference i?(t) was initially set to 0 A. The current
reference was then ramped up from 0 to 1 A over a period of 2 ms as shown in Fig. 14(a). The z-domain feedback
loop of Fig. 6 was also simulated to obtain the small-signal transient response. The results of this simulation
are shown in Fig. 14(b), while Fig. 14(c) shows the duty cycle error (difference between the two curves in (b)).
The transient response predicted by the small-signal model corresponds closely to that of the simulation, with the
maximum difference between the two being equal to approximately 5.3×10−4 = 0.053%. Perfect agreement should
not be expected since the small-signal model is a linearisation of the non-linear system.
C. Small-signal closed-loop transfer function
The small-signal closed-loop transfer function predicted by Eq. (8) is verified in this subsection. In order to
measure this transfer function through simulation, a sinusoidal signal i?(t) = I sin(ωt) is used as the current
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Figure 15: Small-signal closed-loop frequency response. The magnitude response is shown on the left and the phase
response on the right.
reference for the circuit of Fig. 8 and the feedback loop is simulated in the time domain. The results from the first
20 ms of the simulation are discarded since they contain the start-up transient response of the loop. The remaining
time-domain results are used to calculate the magnitude and phase of the harmonic at frequency ω of the output
current i(t). The magnitude of this harmonic is divided by the magnitude I of the reference i?(t). This produces
a dot on the magnitude plot of Fig. 15. The phase of the harmonic at ω of the output current i produces a dot at
ω on the phase plot. The value of ω is increased and the process is repeated.
It is important to keep in mind that the impedance of the RL load increases with increasing frequency. Hence
the amplitude I of the reference i?(t) must be decreased accordingly. The results of Fig. 15 were obtained with a
maximum duty cycle deviation of 10%.
Fig. 15 also shows the magnitude and phase response of the small-signal transfer function according to Eq. (8)
as well as the transfer function predicted by the average model of the pulse-width modulator. It is evident that, with
the exception of the points at integer multiples of half the switching frequency, the results from Eq. (8) agree very
well with those of the time-domain simulation. The full PWM spectrum contains images of the reference signal at
multiples of half the switching frequency. These spectral components were not taken into account in the derivation
of Eq. (8). The full PWM spectrum also contains PWM sidebands around multiples of the switching frequency.
These sidebands are also not predicted by the small-signal model.
Fig. 15 shows that the widely-used average model of the pulse-width modulator is accurate up to approximately
half the switching frequency. It provides an accurate prediction of the magnitude response, except near multiples of
the switching frequency, where it is very inaccurate. It is clear that the average model does not provide an accurate
prediction of the phase response above half the switching frequency. This is again due to the fact that the average
model does not take the sampling behaviour of the pulse-width modulator into account.
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Figure 16: Bifurcation diagram with a sinusoidal reference current. The dotted line indicates the critical loop gain.
The figure on the right is a zoomed view near the bifurcation point.
D. Sinusoidal reference
In this subsection it is shown how the small-signal model can be used to analyse the stability of the current
regulator of Fig. 8 for a sinusoidal current reference i?(t).
In order to apply the z-domain analysis strategy, it is assumed that the feedback loop is always in a quasi-static
state. This is an accurate assumption, provided the the reference current i?(t) varies slowly in comparison with the
time constants of the rest of the system.
The system of Fig. 8 was simulated with a 50 Hz sinusoidal reference with an amplitude of 8 A. Presenting
the effects of instability on a sinusoidal reference is particularly challenging. The small-signal gain varies over a
50 Hz cycle and reaches its maximum value when the duty cycle reaches its maximum value. As the loop gain is
increased beyond the bifurcation point the system goes into unstable operation for very short periods of time, around
the maximum value of the duty cycle. As the duty cycle decreases, the small-signal gain starts to decrease and
the loop goes back into stable operation. This makes it hard to detect the bifurcation point, since the disturbances
tend to grow slowly in time. The strategy that was used in this subsection was to sample the duty cycle once per
fundamental (20 ms) period, just after the maximum value of the duty cycle is reached. Fig. 16 shows the resulting
bifurcation diagram.
The zoomed view in Fig. 16 shows that the disturbance in the duty cycle starts to oscillate just before the critical
value of loop gain of 2.859 is reached, confirming the theoretical prediction of the bifurcation point. This shows
that the theory remains accurate under sufficiently slow sinusoidal modulation. The presence of stable operation
over the majority of the 50 Hz cycle has the consequence that disturbances are strongly damped and hence the
duty-cycle disturbances, evident in Fig. 16 beyond the instability threshold, are small. Results on the delay when
observing bifurcations where a parameter is slowly varied can be found in the mathematical literature [42].
Fig. 17 shows the duty cycle over one fundamental period. The additional loop gain Kad was kept constant at
4.25 for this simulation. According to Fig. 12, instability is expected when the duty cycle reaches 0.802. The duty
cycle reaches 0.802 at approximately 7 ms and the first oscillations in the duty cycle can be observed slightly
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Figure 17: Duty cycle d over one 20 ms cycle with a sinusoidal reference and Kad = 4.25. The dotted red line
shows the theoretical value of d at which instability is expected.
before 7 ms, indicating instability. At approximately 13 ms the duty cycle drops below the critical value of 0.802.
The oscillations in the duty cycle disappear shortly after, indicating a return to stable operation.
VIII. CONCLUSIONS AND FUTURE WORK
This paper showed how the behaviour of naturally-sampled single-edge PWM control loops can easily be analysed
by using methods from classical control theory. A small-signal model, according to which the pulse-width modulator
consists of an ideal sampler, a small-signal gain and an impulse generator, was derived. Also, an analytic equation
for the duty-cycle dependence of the small-signal gain, which depends on the ripple gradient, was derived. The
effect of the ripple gradient was explicitly incorporated into the small-signal model. The sampling behaviour of the
pulse-width modulator gives rise to a discrete-time signal of which the stability can be analysed by using standard
z-domain methods. A design strategy, according which the continuous-time controller is designed in the z-domain,
was developed.
The validity of the approach presented in this paper was verified by means of detailed comparisons with time-
domain simulations. The mechanisms that lead to instability were analysed in detail and an expression for the
critical loop gain was derived. The strategy that was presented in this paper does not require the use of time-
domain simulations to find the steady-state operating point, nor to calculate the ripple gradient.
The small-signal model can be generalised to the case of the double-edge modulator. In this case the PWM input
signal is sampled twice per switching period, with unequal sampling periods. Dealing with the unequal sampling
periods presents a more complicated problem which can be solved by the introduction of dummy state variables.
This will be the topic of a follow-up paper.
APPENDIX
DERIVATION OF AN EQUATION FOR THE RIPPLE GRADIENT
It is assumed that the reference signal i?(t) of the control loop of Fig. 4(a) is constant and the system is assumed
to be in its steady state. The ripple component of f(t) is the response of the open-loop transfer function G(s)
23
to the modulator output waveform p(t). Since the reference i?(t) is assumed to be constant it only influences the
DC-component of f(t) and does not influence the gradient of f(t). Hence the DC-component of f(t) is not taken
into account in this analysis.
In order to derive an analytic equation for the ripple gradient, the open-loop transfer function G(s) is again
decomposed into partial fractions as in Eq. (5). Each of the terms in this partial fraction expansion can be represented
by the simple feedback loop shown in Fig. 18. The output of the k’th integrator in this expansion is denoted by
xk(t). Note that the AC-component fAC(t) of the modulator input signal f(t) is given by
fAC(t) =
K∑
k=1
Akxk(t).
The response of each of the simple feedback loops in Fig. 18 to the pulse-width modulated block wave p(t) is now
analysed individually.
Let xk(0) denote the value of xk at the start of the switching period. By applying duHamel’s formula [43] over
the interval 0 ≤ t ≤ dTs, it is possible to calculate xk(dTs):
xk(dTs) = e
−pkdTsxk(0)−
∫ dTs
0
e−(t−ξ)pk dξ
= e−pkdTsxk(0)− 1
pk
[
1− e−dTspk] .
The next step is to apply duHamel’s formula over the interval dTs ≤ t ≤ Ts to derive an expression for xk(t) at
the end of the switching period:
xk(Ts) = e
−pk(1−d)Tsxk(dTs) +
∫ (1−d)Ts
0
e−((1−d)Ts−ξ)pk dξ
= e−pkTsxk(0)− 1
pk
[
2e−pk(1−d)Ts − e−pkTs − 1
]
.
By making use of the fact that xk(t) is periodic, i.e. xk(Ts) = xk(0), it is now possible to calculate an expression
for xk(0):
xk(0) =
2e−pk(1−d)Ts − e−pkTs − 1
pk (e−pkTs − 1) .
Knowing the value of xk(0), it is possible to calculate the derivative of xk(t) just prior to dTs:
lim
t→dTs
t≤dTs
dxk(t)
dt
= −pke−pkdTsxk(0)− e−pkdTs
= 2
(
e−pkTs − e−pkdTs
1− e−pkTs
)
.
Adding the contributions of all K branches in the partial fraction expansion results in the following expression for
the ripple gradient:
lim
t→dTs
t≤dTs
[
df(t)
dt
]
= 2
K∑
k=1
Ak
(
e−pkTs − e−pkdTs
1− e−pkTs
)
. (16)
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Figure 18: Block diagram representation of each of the terms of the partial fraction expansion of Eq. (5).
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